You are here

Home » Content

Studies on Unipolar Inverted Sine Carrier PWM Strategies for Three Phase Five Level Cascaded Inverter

Journal Name:

  • International Journal of Innovation and Applied Studies

Publication Year:

  • 2012

Key Words:

Author NameUniversity of AuthorFaculty of Author
Abstract (2. Language): 
This paper presents the comparison of Unipolar Inverted Sine Carrier Pulse Width Modulation (UISCPWM) techniques for the Cascaded Multi Level Inverter (CMLI). Due to switch combination redundancies, there are certain degrees of freedom to generate the multilevel AC output voltage. This paper presents the use of Control Freedom Degree (CFD) combination. The effectiveness of the pulse width modulation strategies developed using CFD are demonstrated using simulation. The results indicate that the chosen five level inverter triggered by the developed UISC phase shift PWM and UISC variable frequency PWM strategy with sine and stepped wave references and UISC alternate phase opposition disposition PWM strategy with 60 degree reference exhibit reduced harmonics and UISC carrier overlapping PWM provides higher fundamental RMS output voltage for all three chosen references. Simulations are performed using MATLAB-SIMULINK.
Bookmark/Search this post with
FULL TEXT (PDF): 
PDF icon arastrmx_142065_1_pp_7-34.pdf
  • 1
7-34
  • English

REFERENCES

References: 

[1] Fang Zhang Peng, “A generalized multilevel inverter topology with self voltage balancing, ” IEEE Trans. on Industry
Applications, vol. 37, no. 2, pp. 611- 618, 2001.
[2] Jose Rodriguez, Jih-Sheng Lai, and Fang Zheng, “Multilevel Inverters: A Survey of Topologies, Controls and Applications,”
IEEE Transactions on Power Electronics, vol. 49, no. 4, pp.724-738, 2002.
[3] C. Keith, A. Wielebski Mike, W. Peng Fang, and J. Wang, “Control of cascaded multilevel inverter,” IEEE Transaction on
Power Electronics, vol. 19, no. 3, pp.732-738, 2004.
[4] S. Jeevananthan, R. Nandhakumar, and P. Dananjayan, “Inverted sine carrier for fundamental fortification in PWM
inverters and fpga based implementations,” Serbian Journal of Electrical Engineering, vol. 4, no. 2, pp. 171-187, 2007.
[5] R. Gupta, A. Ghosh, and A. Joshi, “Switching characteristics of cascaded multilevel controlled systems,” IEEE Trans. on
Industrial Electronics, vol. 55, no. 3, pp. 1047-1057, 2008.
[6] M. Malinowski, K. Gopakumar, J. Rodriguez, and A. Perez, “A Survey on Cascaded Multilevel Inverters,” IEEE
Transactions on Industrial Electronics, vol. 57, no.7, pp 2197-2206, July 2010.
[7] R. Seyezhai, and B.L. Mathur, “Hybrid multilevel inverter using ISPWM technique for single phase inverter,”
International Journal of Computer Applications, vol. 2, pp. 602-610, 2012.
[8] A. Maiti, “Development of microcontroller based ISPWM Switching technique for single phase inverter,” International
Journal of Engineering Science and Technology, vol. 3, no. 6, pp.5298-5305, 2011.
[9] R. Seyezhai, and B.L. Mathur, “Inverted sine pulse width modulated three phase cascaded multilevel inverter,”
International Journal of Advances in Engineering and Technology, vol. 2, pp. 602-610, 2010.
[10] R. Bensraj, S.P. Natarajan, and B. Shanthi, “Unipolar pwm using trapezoidal amalgamated rectangular function for
improved performance of multilevel inverter,” International Journal of Computer Applications, vol. 7, no. 13, pp 19 – 24,
2010.
[11] B. Urmila, D. Subbarayudu, “Multilevel Inverters : A comparative study of pulse width modulation techniques, ” Journal
of scientific and engineering research, vol. 1, no. 13, pp. 1-5, 2010.

Thank you for copying data from http://www.arastirmax.com