

## HIGH SWING CMOS REALIZATION FOR THIRD GENERATION CURRENT CONVEYOR (CCIII)

Shahram MINAEI<sup>1</sup>

Merih YILDIZ<sup>2</sup>

Sait TÜRKÖZ<sup>3</sup>

Hakan KUNTMAN<sup>4</sup>

<sup>1,2</sup>Dogus University, Faculty of Engineering, Electronics and Communication Department, 81010, Acibadem, Kadikoy, Istanbul, Turkey.  
E-mail: [sminaei@dogus.edu.tr](mailto:sminaei@dogus.edu.tr)

<sup>3,4</sup>Istanbul Technical University, Faculty of Electrical and Electronics Engineering, Electronics and Communication Engineering Department, 80626, Maslak, Istanbul, Turkey.  
Email: [sait@ehb.itu.edu.tr](mailto:sait@ehb.itu.edu.tr)

### ABSTRACT

*In this paper a new CMOS realization for third generation current conveyor (CCIII) is proposed. The proposed circuit provides high swing range at terminals X and Y. The circuit has low input impedances at terminals X and Y and high output impedance at terminals Z+ and Z-. The circuit has 180MHz -3dB cutoff frequency in voltage follower mode. SPICE simulation results using MIETEC 1.2μ CMOS process model are given.*

**Keywords:** CMOS Circuits, CCIII, SPICE, High swing

### 1. INTRODUCTION

In 1995, third generation current conveyor (CCIII) was introduced as a new active element for conveniently taking out the current flowing through a branch of a circuit [1]. Attention was then paid to the realization of various active circuits by the use of CCIII [2-7].

The main features of the CCIII are low gain errors (high accuracy), high linearity and wide frequency response. In addition high output resistance at terminal Z of the CCIII is required to enable easy cascading without need for additional active elements in applications. Unfortunately, because of the limited linearity and low output resistance of the basic current

mirrors used in the structure of the conventional CCIII [1], its DC and AC performances are low.

In this paper, we propose a novel implementation of dual-output CCIII based on and high swing current mirrors [8]. The circuit exhibits excellent output-input gain accuracy and frequency responses. The output resistance at terminal Z+ of the proposed CCIII is calculated theoretically. Simulation results, which confirm the high performance of the proposed CCIII, are given.

### 2. PROPOSED CIRCUIT


The terminal relations of an ideal CCIII, which is shown in Figure 1, can be given by

Received Date : 09.08.2002

Accepted Date: 27.12.2002

$$\begin{bmatrix} I_Y \\ V_X \\ I_{Z+} \\ I_{Z-} \end{bmatrix} = \begin{bmatrix} 0 & -1 & 0 & 0 \\ 1 & 0 & 0 & 0 \\ 0 & 1 & 0 & 0 \\ 0 & -1 & 0 & 0 \end{bmatrix} \begin{bmatrix} V_Y \\ I_X \\ V_{Z+} \\ V_{Z-} \end{bmatrix} \quad (1)$$

According to this equation an ideal dual-output CCIII has a (+1) voltage gain between terminals X and Y, a (-1) current gain between terminals X and Y, a (+1) current gain between terminals X and +Z, and a (-1) current gain between terminals X and -Z. The latter property enables the use of the CCIII as an integrated floating current sensing device.



**Figure 1.** Electrical symbol of the CCIII.

By taking into account the deviation of the voltage and current gains from their ideal value, the defining equation of the CCIII becomes

$$\begin{bmatrix} I_Y \\ V_X \\ I_{Z+} \\ I_{Z-} \end{bmatrix} = \begin{bmatrix} 0 & -\alpha & 0 & 0 \\ \beta & 0 & 0 & 0 \\ 0 & \gamma & 0 & 0 \\ 0 & -\delta & 0 & 0 \end{bmatrix} \begin{bmatrix} V_Y \\ I_X \\ V_{Z+} \\ V_{Z-} \end{bmatrix} \quad (2)$$

where  $\alpha$ ,  $\beta$ ,  $\gamma$  and  $\delta$  denotes the current and voltage gains which are ideally equal to unity.

The conventional third generation current conveyor is shown in Figure 2 [1]. It is based on basic current mirrors ( $M_6, M_8$ ), ( $M_5, M_7$ ), ( $M_{14}, M_{16}$ ) and ( $M_{13}, M_{15}$ ). The currents at terminals X and Y is transferred to the terminals  $Z_+$  and  $Z_-$  by the output stage transistors  $M_{21}-M_{22}$  and  $M_{23}-M_{24}$ , respectively. A major advantage of this CCIII is its simple structure. The  $Z_+$  output resistance of this current conveyor is calculated as

$$R_{oz+} = (r_{ds21}) / (r_{ds22}) \quad (3)$$

where  $r_{dsi}$  denotes the output resistance of the  $i$ 'th MOS transistor respectively. The  $Z_-$  output resistance of the conveyor can be calculated similarly. An important drawback of the conventional CCIII is the finite output resistance ( $R_{oz\pm}$ ) and low accuracy of the voltage and current gains at terminals X and Z [9]. To increase the gain accuracy and linearity a new

CCIII based on using high swing current mirror [9] in the structure of the conveyor is proposed.

The proposed high performance CCIII is shown in Figure 3. The high swing current mirrors consist of transistors ( $M_9-M_{12}$ ), ( $M_{21}-M_{24}$ ), ( $M_{13}-M_{16}$ ) and ( $M_{17}-M_{20}$ ) are used to transfer the current between terminals X and Y. The current mirrors used in the output stages of the proposed CCIII consist of transistors ( $M_{25}-M_{32}$ ) and ( $M_{33}-M_{40}$ ) for  $Z_+$  and ( $M_{41}-M_{48}$ ) and ( $M_{49}-M_{56}$ ) for  $Z_-$  outputs.

Although the number of transistors used in the structure of the proposed CCIII is more than conventional and cascode one, the output resistance of this CCIII is highly increased.

The output resistance at terminal  $Z_+$  of the proposed high performance CCIII shown in Figure 3, can be calculated as:

$$R_{oz+} = [g_{m35} r_{ds35} r_{ds36}] / [g_{m34} r_{ds34} r_{ds33}] \quad (4)$$

From equation (4) one can realize that the output resistance of the proposed CCIII is much higher than conventional CCIII.

### 3. SIMULATION RESULTS

The performance of the proposed circuit shown in Figure 3 is verified by SPICE simulation program using 1.2  $\mu\text{m}$  MIETEC CMOS process model parameters. The dimensions of the MOS transistors used for SPICE simulations are  $W/L=240\mu/2.4\mu$  for NMOS and  $W/L=720\mu/2.4\mu$  for PMOS transistors. The voltage supply used for the proposed CCIII is  $\pm 2.5$  V with the bias current  $I_o = 200\mu\text{A}$ .

The basic dc and ac characteristics such as plots of  $V_x$  against  $V_y$ , plots of  $V_z$  against  $V_y$ , frequency response of  $(I_z/I_x)$  for the proposed CCIII are obtained. The DC voltage transfer characteristic of  $V_x$  against  $V_y$  (short circuited terminal z) is shown in Figure 4. The voltage clipping limits at terminal-x are obtained as:  $V_{x\text{max}}=2.3$  V and  $V_{x\text{min}}=-2$  V. Figure 5 shows the DC current transfer characteristic of  $I_x-I_y$  for open circuited terminal Z ( $R_z=\infty$ ) and short circuited terminal X. The current clipping limits determined as:  $I_{x\text{max}}=190\mu\text{A}$  and  $I_{x\text{min}}=-180\mu\text{A}$ . Figure 6 shows the DC current transfer characteristic of  $I_z-I_x$  for short circuited terminal Y. The current clipping limits determined as:  $I_{z\text{max}}=180\mu\text{A}$  and  $I_{z\text{min}}=-190\mu\text{A}$ . Figure 7 shows the DC current transfer characteristic of  $I_{z+}-I_x$  for

short circuited terminal Y. The current clipping limits determined as:  $I_{z+\max}=195\mu\text{A}$  and  $I_{z+\min}=-180\mu\text{A}$ . The frequency response of the voltage follower ( $V_X/V_Y$ ) is shown in Figure 8. The  $f_{-3\text{dB}}$  frequency is found to be 180MHz. The frequency dependencies of the impedances are shown in Figures 9-12. The X and Y input impedances of

the proposed CCIII are found to be  $200\Omega$  and  $1.5\text{k}\Omega$ , respectively. The other advantage of the proposed circuit is that its output resistances at terminals Z+ and Z- are found to be  $90\text{k}\Omega$  which is 5 times larger than the output impedance of the conventional CCIII [9].




Figure 2. Conventional third generation current conveyor (CCIII).




Figure 3. The proposed circuit configuration for the CCIII.




Figure 4. The characteristic of  $V_X-V_Y$ .




Figure 5. The characteristic of  $I_X$ - $I_Y$ .




Figure 6. The characteristic of  $I_{Z-}$ - $I_X$ .




Figure 7. The characteristic of  $I_{Z+}$ - $I_X$ .




Figure 8. The characteristic of  $V_X/V_Y$ .




Figure 9. The frequency response of  $Z_X$ .




Figure 10. The frequency response of  $Z_Y$ .




Figure 11. The frequency response of  $Z_{Z-}$ .




Figure 12. The frequency response of  $Z_{Z+}$ .

#### 4. CONCLUSION

A new high performance CMOS third-generation current conveyor is presented. The proposed circuit uses high swing current mirrors, which increase accuracy of the voltage and current gains at terminals X and Z. Also the output impedance of the proposed CCIII is 5 times greater than the output impedance of conventional CCIII. The voltage frequency response of the proposed CCIII shows excellent performance. The simulation results confirm high performance of the circuits in terms of linearity, voltage and current gain accuracy.

#### REFERENCES

- [1] Fabre A., 'Third generation current conveyor: a new helpful active element', *Electronics Letters*, 31, pp.338-339,1995..
- [2]. Piovaccari A., "CMOS Integrated third-generation current conveyor". *Electronics Letters*, 31, pp. 1128-1129,1995.
- [3]. Horng J.-W., Weng R.-M., Lee M.-H., Chang C.-W., "Universal active current filter using two multiple current output OTAs and one CCIII", *International Journal of Electronics.*, 87, pp. 241-247, 1997.
- [4]. Abuelma'atti M. T., Alzaher H.A., "Multi-function active-only current-mode filter with three inputs and one output", *International Journal of Electronics*, pp. 431-435.
- [5]. Wang H.-Y., Lee C.-T., "Systematic synthesis of R-L and C-D immittances using single CCIII", *International Journal of Electronics*, 87, pp.293-301,2000.
- [6]. Chow H.-C., Feng W.-S., "New symmetrical buffer design for VLSI application",

*International Journal of Electronics*, 88, pp.779-797, 2001.

[7]. Kuntman H., Cicekoglu O, Ozoguz S., "A modified third generation current conveyor, its characteristic and applications", *Frequenz*, 56, pp. 47-54, 2002.

[8]. Crawley P.J., Roberts G.W., "High swing MOS current mirror with arbitrarily high output

resistance", *Electronics Letters.*, 28, pp. 361-362, 1992.

[9]. Minaei S., Yildiz M., Kuntman H., Türköz S., "High Performance CMOS Realization of The Third Generation Current Conveyor (CCIII)". *45<sup>th</sup> IEEE Midwest symposium on Circuit and Circuits.*, 4-7 August Tulsa, USA, 2002.



**Shahram Minaei** received his B.Sc degree in Electrical and Electronics Engineering from Iran University of Science and Technology (Elm-o-Sanaet Iran) in 1993. He received his M.Sc degree in Electronics and Communication Engineering from Istanbul Technical University in 1997, with highest degree. In the same year, he started his Ph.D at the same university. He has more than thirty journal or conference papers in scientific review. He served as the scientific committee member of the 8<sup>th</sup> and 9<sup>th</sup> IEEE conferences on Electronics, Circuits and Systems (*ICECS* 2001 and 2002) and the reviewer of the IEEE International Symposium on Circuits and Systems *ISCAS*2003. His research interest includes current-mode circuits and analog signal processing. He is currently assistant professor at Dogus University in Istanbul, TURKEY.



**Merih Yıldız** was born in 1978, Turkey. He received the B.S. degree in Electronics and Communication Engineering from Istanbul Technical University in 2000. He is currently studying for his M.S. degree in Electronic Engineering in the same University. In 2000, he was employed as field support engineer in Nortel Networks-Netas for nine months. He is a research assistant in Electronics and Communication Engineering Department of Dogus University from 2001.



**Sait Türköz** received his B.Sc., M.Sc and Ph.D degrees from Istanbul Technical University in 1970, 1973 and 1981, respectively. In 1970 he joined the Electronics and Communication Engineering Department of Istanbul Technical University. Since 1993 he is an Associate Professor of electronics in the same department. His research interest includes electronic circuits, active filters, design of analog IC topologies. He is the author of many publications and books.



**Hakan Kuntman** received his B.Sc., M.Sc and Ph.D degrees from Istanbul Technical University in 1974, 1977 and 1982, respectively. In 1974 he joined the Electronics and Communication Engineering Department of Istanbul Technical University. Since 1992 he is a professor of electronics in the same department. His research interest includes electronic circuits, modeling of electron devices and electronic systems, active filters, design of analog IC topologies. He has authored many publications on modeling and simulation of electron devices and electronic circuits for computer-aided design, analog VLSI design and active circuit design. Dr. Kuntman is a member of the Chamber of Turkish Electrical Engineers (EMO).