You are here

Home » Content

Phase Frequency Detector with Delay Cells for Achieving Low Blind and Dead Zone

Journal Name:

  • International Journal of Science and Engineering Investigations

Publication Year:

  • 2013

Key Words:

Author NameUniversity of Author
Abstract (2. Language): 
A Phase Frequency Detector (PFD) with low blind and dead zone is presented in this paper. The XOR cells used as delay cells in the reset path are really appropriate for decreasing the blind and dead zone. Two extra inverters which are employed in pre-charge state are useful for preventing the short circuit. With reducing the blind zone into 36⁰, the detection range of PFD is improved significantly. The proposed PFD which is simulated in 0.18μm CMOS technology can work at 1.8V supply voltage. The maximum operating frequency of this PFD is 2GHZ, while the power dissipation is about 0.3mW. The layout of the designed PFD estimated the chip area about 3700μm2.
Bookmark/Search this post with
FULL TEXT (PDF): 
PDF icon ijsei-21613-16.pdf
  • 17
85-88
  • English

REFERENCES

References: 

[1] C. Zhang and M. Syrzycki, “Modifications of a Dynamic-Logic Phase Frequency Detector for Extended Detection Range”, IEEE International Midwest Symposium on Circuits and Systems (MWSCAS), pp. 105- 108, 2010.
[2] L. Soh, Y. F. K. Edwin, “An Adjustable Reset Pulse Phase Frequency Detector for Phase Locked Loop”, IEEE Quality Electronic Design, pp. 343- 346, 2009.
[3] K. Park and I. C. Park, “Fast Frequency Acquisition Phase Frequency Detectors with Prediction-Based Edge Blocking,” IEEE International Symposium on Circuits and Systems, pp. 1891- 1894, 2009.
[4] W. H. Chen, M. E. Inerowicz, and B. Jung, “Phase Frequency Detector With Minimal Blind Zone for Fast Frequency Acquisition,” IEEE Transactions on Circuits and Systems Express Briefs, vol. 57, no. 12, pp. 936- 940, 2010.
[5] B. Terlemez, Oscillation Control in CMOS Phase- Locked Loop, Ph.D Thesis, Georgia Institute of Technology, 2004.
[6] K. Khare, N. Khare, P. Deshpande and V. Kulhade, “Phase Frequency Detector of Delay Locked Loop at High Frequency,” IEEE International Conference on Semiconductor Electronics, pp. 113- 116, 2008.
[7] D. Cai, H. Fu, D. Chen, J. Ren, W. Li and N. Li, “An improved Phase/Frequency Detector and a glitch-suppression Charge Pump design for PLL Applications,” IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT), pp. 773 - 775.,2010.
[8] W. Hu, L. Chunglen and X. Wang, “Fast frequency acquisition phase-frequency detector with zero blind zone in PLL”, IEEE Electronics Letters, vol. 43, no. 19, pp. 1018- 1020, 2007.
[9] J. Lan, F. Lai, Z. Gao, H. Ma and J. Zhang, “A Nonlinear Phase Frequency Detector for Fast-Lock Phase-Locked Loops,” IEEE 8th International Conference on ASIC, pp. 1117-1120, 2009.
[10] Y. F. Kuo, R. M. Weng, and C. Y. Liu, “A 5.4-GHz Low-Power Swallow-Conterless Frequency Synthesizer with a Nonliear PFD,” IEEE International Conference on Very Large Scale Integration, pp. 357- 360, 2006.
[11] S. Milicevic and L. M. Eachern, “A Phase-Frequency Detector and a Charge Pump Design for PLL Applications,” IEEE International Symposium on Circuits and Systems, pp. 1532- 1535, 2008.
[12] M. Mansuri, D. Liu and C. K. K. Yang, “Fast Frequency Acquisition Phase-Frequency Detectors for GSa/s Phase- Locked Loops,” IEEE Solid-State Circuits Conference, pp. 333- 336, 2001.
[13] R. Y. Chen and Z. Y. Yang, “Modeling the High-Frequency Degradation of Phase/Frequency Detectors,” IEEE Transactions on Circuits and Systems Express Briefs, vol. 57, no. 5, pp. 394- 398, 2010.

Thank you for copying data from http://www.arastirmax.com